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I. INTRODUCTION
T HE MOST common high-frequency inverter circuit employed in an industrial environment consists of a capacitively commutated metal oxide semiconductor field effect transistor (MOSFET)-based H-bridge, a dc-link smoothing filter, Fig. 1 , together with monitoring and feedback electronics. For high-frequency applications, the basic H-bridge is often augmented with capacitors in parallel with the power switches, to facilitate zero-voltage commutation of the inverter legs; a feature that has been shown to be advantageous in both IGBT and MOSFET-based bridges [1] since it allows high efficiency operation with very low switching loss. It also permits some control of at the output, thereby mitigating EMC problems. However, the incorporation of commutation capacitors has significant impact on the dynamic operation of the circuit, as the bridge commutation period becomes a significant proportion of the switching period. This substantially increases the complexity of models that can accurately predict circuit behavior, since they are required to describe the output voltage characteristics during the commutation periods, when the commutation capacitors support the output current. Although modeling the operation of low-power resonant converters with half-bridge switch networks [3] has been addressed with some success, the dynamic effects of commutation components in a full H-bridge, for high power systems, remains outstanding.
Here then, the complex commutation effects within the H-bridge inverter are described, along with time-domain and static performance characteristics. From this, a describingfunction to model the input/output characteristics of inverter operation, is derived, and subsequently employed to predict system output current against PWM duty, thereby providing a macro-model of the H-bridge; a feature necessary to accurately, and rapidly, model an inverter within a control system simulation, for instance. Indeed, the proposed model typically executes some 10 000 times faster than component-based simulation packages such as Spice. Additionally, the resulting model is sufficiently detailed to provide enhanced predictions of efficiency throughout the circuit, and facilitate optimized design and performance sensitivity results with respect to component values and tolerances. To provide a practical focus to the paper, application of the presented techniques is considered for modeling a 2.5-kW inverter employed in an induction heating system.
II. CIRCUIT OPERATION
The preferred use of high switching frequencies to reduce the size of reactive system components (or to achieve specific heating patterns in the case of induction heating), means that device switching can become the most significant loss mechanism within the inverter. Low-loss commutation strategies are therefore desirable, the most effective being zero-voltage commutation [2] .
Since PWM is a requirement for control of power to the load, only one leg of the inverter ( and , for instance) can switch at the zero-crossing times of the load current, while the remaining leg must commutate appropriately to provide the effective duty-cycle at the output, under zero-voltage commutation. This facilitates controlled power transfer without additional power preprocessing stages. To minimize switching losses in the fixed, "load commutated" leg, and are turned off as the output current is about to pass through zero. Although this appears to utilize zero current commutation, the devices are, in fact, commutated under reduced voltage by virtue of the presence of the commutation capacitors and . This combination of low current and low voltage at the switching instant significantly reduces switching losses, and constitutes operation under optimal conditions described by Dede et al. [2] . However, since the output voltage is controlled using pulse width modulation (PWM), , and cannot be load commutated in the same manner. Consequently, capacitors and are included to allow zero-voltage commutation of and , thereby reducing the switching losses and decreasing the across the switches. and are larger than and , as the potential instantaneous currents they are to handle are higher, given that the instantaneous maximum in the output current may occur during the commutation event.
The resulting inverter output voltage is then given by the difference between the inverter bridge-leg voltages (1) (see , coincides with the turn-on of the upper top-left switch, in Fig. 1 , and occurs while the anti-parallel diode is conducting. The anti-parallel diode ceases to conduct at , which also defines the phase-shift between the output voltage and the sinusoidal output current, described by (2) During the period is forward conducting and the leg voltage during this time,
, is modeled as a quasisquare wave modified by a sinusoidal perturbation to account for conduction resistance of the switching device (3) where the forward-conduction voltage drop of the device, , is included to allow for either reverse conduction blocking diodes or the use of IGBTs. Reverse blocking diodes may be used when several MOSFETs are paralleled, since the rate-of-change of diode forward voltage with temperature does not encourage current sharing of the devices during the diode conduction phase. Also given in (3) is the voltage characteristic during the phase period to when the opposite switch in the bridge leg is conducting ( in Fig. 1 ). During the period , the voltage across rises to , the "terminal" voltage of the switch. Extensive practical measurements show that this rise can be modeled as being essentially linear. The leg voltage, , therefore reduces accordingly during this time, as described by (4), shown at the bottom of the next page. The leg voltage during the complementary time, when carries current, is also given in (4). During the period when commutation occurs, , the current from the resonant load charges the capacitance across the switches. The total capacitance consists of the nonlinear parasitic drain-source capacitance , Fig. 4 , of both the transistor that is turning off and its complimentary paring, and any additional component capacitance connected across the transistor. At low voltages, the drain-source capacitance dominates, while the commutation capacitance dominates at high voltages.
Since can be considered to be 'off' during this phase, all load current flows into the commutation capacitors and the parasitic drain-source capacitances. As the parasitic capacitors are a nonlinear function of applied voltage, the calculation of the commutation angle can be simplified by assuming turns off instantaneously, and the commutation capacitance is charged until it reaches the applied dc-link voltage. The stored charge is the integral of the output current, (5), taken over the commutation period, as given in (5) (6) which can be solved for (7) By assuming a sinusoidal leg current, and noting the voltage is radians out of phase with the current, and of the same frequency, the output voltage can be written as (8) , shown at the bottom of the page. Finally, between and , the voltage across exhibits a similar characteristic to the switch conduction period, differing only in the polarity of the offset. In particular, if the diode resistance is equal to the switch on-state resistance,
, and the conducting voltage drop across the diode, , is equal to the switch on-state voltage drop, , then . In the more general case however, the output voltage is described by (9) , shown at the bottom of the page. Equations (2)- (9), therefore, provide a generic piecewise description of the steady-state behavior of the inverter under the rather mild assumptions that 1) diode reverse recovery does not significantly influence the behavior of the inverter/load combination, 2) instantaneous output current remains positive during the period , and 3) the switch rather than the diode carries the current in the period . The latter two conditions hold for a MOSFET, providing the magnitude of the instantaneous device current is less than that required to create a body-resistance voltage-drop of sufficient value to forward bias the internal anti-parallel diode into its conducting state.
To show the validity of the presented piecewise model of the inverter switching characteristics, a SPICE-based model of the inverter leg employing International Rectifier IRFPS40N50L MOSFET devices is used, Fig. 3(b) . A sinusoidal current source is included to represent the effects of the resonant output load. A comparison of results from time-domain SPICE simulations, with the predicted behavior of the inverter [from (3)- (9)], is shown in Fig. 5(a) , and indicates good correspondence is achievable during the majority of the cycle. Fig. 5(b) shows a magnified view to indicate the typical influence of diode recovery, along with details of the transistor turn-off period. It can be seen that while there is a small difference in the shape of the output voltage waveforms, the times at which the turn-off begins and ends, and the voltages at which these occur, are predicted accurately by the model. Note: the SPICE results show the diode actually providing energy into the system during recovery. This is not an appropriate characteristic and is therefore not included in the piecewise time-domain model .
IV. DESCRIBING FUNCTION OF GENERIC INVERTER LEG
To derive the fundamental mode approximation (FMA) describing-function of a generic inverter leg, and investigate the domain of applicability of the proposed model, operation of the circuit [ Fig. 3(b) ] is considered for various switch turn-off angles, , between . The describing function of the leg is initially obtained by taking the Real and Imaginary components of the fundamental from the FFT of the resulting time-do- main leg voltage waveform. The resulting voltages from SPICE simulations along with those from the describing function are compared in Fig. 6 . To preserve the phase information, results are analyzed by considering both the Real and Imaginary components of the leg voltage, individually. The maximum applied pulse-width is limited by the necessity for the commutation capacitors to fully charge to the dc-link rail voltage before the output current changes polarity. This is indicated in Fig. 6 by the " limit." Values of greater than this give rise to truncated commutation, whereby the capacitor is partly discharged by the opposing transistor turning on. The good correlation between results from the derived model (line) and those from SPICE simulations, Fig. 6 , indicate that the dominant characteristics of the inverter leg are captured by the proposed model, particularly for radians (60 (conduction time of switch s); below this value diode reverse recovery dominates the turn-off characteristics. It is also of note that some discrepancy between the results occurs above the limit (especially the imaginary component) due to the assumption that a device switches-on at the instant that the current passes through zero ( etc). If the total switch capacitance is not fully charged at the end of half a switching cycle, a result of employing a piecewise model is that it necessarily predicts a step change in the leg voltage. This cannot occur in practice since it implies a finite amount of charge must be transferred to the commutation capacitance in zero time. The domain of applicability of the model is therefore bounded by the assumption that complete charging of the commutation capacitance can occur during half a switching cycle. In reality, circuit operation outside this domain results in large transient current flows through the switching devices, leading to a significant increase in both switching device loss and electromagnetic noise.
V. MODEL REDUCTION
Although the proposed model incorporates the dominant characteristic of switching behavior, the complexity can be reduced by considering the impact of each parameter on the FHA equivalent output voltage of the bridge leg (V ). Applying a sinusoidal current sink to the output of the piecewise description of the bridge leg, resulting in an output voltage , allows the impact of variations in the circuit parameters to be determined by considering a Thévenin equivalent circuit representation (Fig. 7) .
As the proposed model of the bridge leg is only valid for a defined range of output currents viz. those allowing correct commutation of the bridge leg, two output current levels selected from small perturbations about a nominal operating point, are used to find the Thévenin components, and , for each perturbation of either . Each component is selected individually for analysis, and its value is halved; a "new" Thévenin equivalent circuit then being obtained for each case. Sensitivity to variations in each component is assessed by repeating the process for a range of pulse widths , and calculating the RMS variation of the Thévenin model components from those of the original. The results of these analyzes are summarized in Fig. 8 , from which it can be seen the components that have the greatest influence on output voltage are and . Consequently, the original piecewise time-domain model [(3)-(9)] can be simplified to (10) by only including the influence of these elements. In particular, the output is assumed to begin at exactly the dc-link voltage while the diode is forward biased , and then be subject to a voltage drop due to the body resistance of the MOSFET until the end of the MOSFET turn-off period . Although the actual turn-off ramp is not now directly considered, the time period of the ramp is, since the commutation capacitor charging period is very sensitive to the starting time. The commutation capacitor charging profile is also dependent on the starting voltage, so the portion of the leg-voltage due to commutation begins at an angle , and voltage, . This implies a discontinuity in the characteristic of at . After the commutation event (at ), the voltage is clamped to 0 V. The second half of the operation sequence then commences analogously as (10) , shown at the bottom of the page. 
VI. DESCRIBING FUNCTION OF INVERTER LEG
A describing function to model the inverter leg is obtained from a FHA of (10) . This is most conveniently found from the first harmonic of the Fourier series of the leg voltage described in the "angle-domain," Since the relative phase shift of the output voltage is important, the complex form of the output voltage vector is retained , resulting in the describing function being comprised of both Real and Imaginary components (11), (12). To simplify notation, is also divided into constituent components and , where is in phase with , and correspond-
ingly leading by radians; thus and
The switching behavior of a single inverter leg can now be generalized to model both legs of the inverter H-bridge; the output voltage then being between the mid-point node of each leg.
To identify each set of equations with the appropriate leg, and are employed, respectively, for describing the characteristics of the "PWM-commutated leg" and the "load commutated leg," where the angles replace the general angles to mark the various switching events in the PWM-commutated leg, and the angles replace the general angles to mark the various switching events in the load-commutated leg. The output voltage is found by effectively subtracting the voltage of the "load-commutated leg" from that of the "PWM leg." Now, since the upper switch in the PWM leg is turned on radians out of phase with the load-commutated leg, and the output current similarly reversed, the voltage at the PWM leg must be derived with a radians phase-shift. Therefore, the output voltage is actually found by adding the voltage contribution of each leg (13) It should be noted that are "equivalent capacitances" that include the nonlinear parasitic output capacitance of the switching device. A degree of verification of the model can be seen from Fig. 9 , where, by fixing and , and varying , a good correlation between SPICE and the derived results is evident for values of device on-time, , greater than the diode recovery time of 0.8 s.
A. Output Voltage Range Versus Frequency
As the operating frequency is increased, the required commutation capacitor charge time leads to a relative increase in the switching time of the leg with respect to the switching period. This acts to increase the output voltage for low values of output pulse width, controlled by ( being fixed), while, conversely, acting to decrease the output voltage for high pulse widths ( approaching radians). It is therefore apparent that the commutation capacitor charging-time constrains the range of , hence limiting the time that the output voltage can be clamped to the supply.
B. Input Current
The average current drawn by the inverter is the product of the total charge drawn from the source over a switching cycle, and the switching frequency. From Figs. 1 and 10 (which shows one cycle of the inverter output voltage and current subdivided into time-domain piece-wise components), an analytical function for the averaged supply input current can be obtained by successively considering each of the eight steady-state operating periods.
1) Period 1:
: During Period 1 the load is connected across the supply by and , and subsequently by the operation of and . The charge flowing from the supply for this period can be seen to be a function of the output current. Assuming the output current is sinusoidal with a variable phase-shift such that the diodes do not become reverse biased before their anti-parallel transistors turn on, the charge can be found by integration (14) Although the solution is dependent on output current (amplitude and phase) and commutation angles, it is not explicitly dependent on supply voltage. However, implicitly, the output current is a function of the (complex) output voltage, which, in turn, is a function of the supply voltage. Moreover, is a function of the supply voltage and the output current.
2) Period 2: : Here, the load current is apportioned to discharging and charging (from the supply), the magnitude of each being determined by the ratio of capacitances Since the parasitic capacitances across the switching devices vary as a function of applied voltage, the instantaneous supply current varies over the commutation period. The charge flowing from the dc link is therefore equal to that required to charge (plus the parasitic capacitance across the source-drain terminals of ) from 0 V to (15). The function relating the charge stored in the nonlinear parasitic capacitor across the MOSFET, to the dc link voltage, , is found by integrating the MOSFET output capacitance, , as a function of (15) Equation (15) is also approximately correct given the case of truncated commutation, since, if is not completely discharged at the end of the cycle, will turn-on and charge from the dc link, while rapidly discharging . The energy stored in will then dissipate in , increasing switching loss.
3) Period 3: : The output current circulates through and , and hence, no current is drawn from the supply (16)
4) Period 4:
: The load current is divided into a portion circulating via , and the other from the load, through and into the supply. The current to the supply is of opposite polarity to that discussed for Period 2: therefore energy is returned. The charge flowing from the supply to the H-Bridge is therefore that required to discharge and the parasitic capacitance across (17)
5) Period 5:
: Initially, current flows from the load, via and , to the supply; on reversal it flows from the supply, through and to the load, (similar to Period 1)
The sign change is due to the voltage across the load being reversed. Considering the sign change as a phase shift of radians, (18) simplifies to (19), which is equivalent to (19)
6) Period 6:
: Here, current is drawn from the supply in charging via the load. If is equal to , then is equal to (23), with those from SPICE simulations, is given in Fig. 11 for a variety of and , where a close agreement is apparent for s (corresponding to the reverse recovery time of the SPICE-model diodes). The high degree of correlation remains even when the PWM leg undergoes truncated commutation (i.e., when is greater than the limit), which is consistent with our analysis, which does not consider the destination of the charge during the commutation period. Experimental measurements from a prototype induction heating system, shown in Fig. 12 , (whose parameters have been accurately measured) have also been obtained to verify the predictions. The equivalent circuit of the induction heating work-head, which represents the load on the bridge, is shown in Fig. 13 . The load circuit is connected to the inverter, with Table I , via a 2:1 ratio step-down transformer, and the inverter is fed from a 300-V, 9-A supply.
As increases, the pulse-width, and hence the output voltage from the system, increases. This is reflected in an increase in the output current from the inverter, shown as the peak output current value in Fig. 14. The input current also further increases with over the range of output current as the relative time available to transfer energy from the dc link to the output increases with output pulse width. However, with small, the effect of the commutation period is significant, therefore some excitation of the workhead circuit occurs leading to a minimum output current. Furthermore, due to the effect of the commutation capacitors, a minimum input current flows at . From Fig. 14, a good correlation between the experimental data and the predicted results for the inverter is apparent [4]- [9] .
VII. MODEL LIMITATIONS
The presented time-domain description (10) is valid only when the switch in anti-parallel with the conducting diode at the end of the cycle, is turned-on before the current passes through zero (normal operation, positive). In other cases, the output current transfers from the diode to the commutation capacitors, and the modeling of an additional period is required between to . During this period, the voltage at the centre of the leg increases (see Fig. 15 ) until the switching device turns on.
At the instant of turn-on, the partially charged commutation capacitor will be shorted, resulting in a large current spike (and incurring high loss). To accommodate this operating condition, (10) is modified to (24), shown at the bottom of the next page. If the output current further advances beyond the point where , the leg voltage cannot reach the supply rail before the output current reverses, making the reverse, as shown in Fig. 16 . The commutation period then terminates at the turn-on of the transistor, again incurring high loss and high . Beyond this point, the calculation of from (7) can provide complex results, and is no longer valid. However, still depicts the end of the commutation cycle and, for this mode of operation, radians. The leg voltage is therefore If is advanced still further, the leg voltage, after initially reducing at device turn-off, rises to the supply voltage, whereupon the anti-parallel diode across the switch that has just turned off becomes forward biased and supports the output current. At radians, the lower switch turns on, and supports the output current. During turn-on, it dissipates all of the energy in the commutation capacitors and has to accommodate the diode reverse recovery; thus incurring high loss. The angle at which the diode begins to conduct, , is obtained by exploiting symmetry of the charging waveform, see Fig. 17 . is thus defined as the angle at which the voltage across the capacitors reach . In reality, the voltage will rise to , and, the exploitation of symmetry in this manner introduces an error into the calculation. However, since the resulting at is high, and the voltage error is low, the timing error introduced is small; except in cases when approaches or is very low. This mode occurs if (does not account for the effects of and as (26), shown at the very bottom of the page. During normal operation, the resonant circuit is excited such that it appears predominantly inductive (to reduce commutation losses). However, if the unmodified describing function is coupled to a transient FMA model of a high-order resonant circuit (such as an in-circuit averaged model), the resulting system model can exhibit instability if the current transiently assumes a capacitive characteristic. Use of describing-functions derived from (24)-(26) address this issue. Moreover, if becomes greater than (a highly inductive characteristic), the diode will still be conducting when the switch turns off, implying that the capacitors do not begin to support the current until crosses zero (at , thereby effectively limiting to . [10] VIII. CONCLUSION
The paper presents the derivation of a novel describing function to model the output voltage of a H-bridge inverter, and includes a functional description of the relationship between the output-and supply-currents. Accuracy of the resulting model is demonstrated by comparison with SPICE simulation results, and with practical measurements from a prototype induction heating system. The model facilitates system simulation over a number of cycles of the input utility supply, ultimately allowing optimization of control systems without the significant computational overhead normally incurred by having to employ at switching-cycle level simulation. In particular, it is notable that the proposed model executes, typically, some 10 000 times faster than a H-bridge inverter modeled using Spice.
Limitations of model applicability are discussed, with particular emphasis to operation during incorrect commutation of the H-bridge, along with suggested modifications to the proposed model where appropriate.
